A custom 8-bit CPU architecture designed in Logisim, aimed at (mostly) having feature parity with the 6502
elleoma
Check their projects out: whoami webpage, OS-in-1000-lines
Once you ship this you can't edit the description of the project, but you'll be able to add more devlogs and re-ship it as you add new features!
ALU is done. I added in extra flags because why not add flags? everyone likes flags. One for every pin of the accumulator and four general purpose flags too. Also logisim is glitchy now, the circuit decides whether it'll work or not depending on how and where you place it. yay.
So it turns out I way overcomplicated bit shifters and I can just do this. Was messing about with muxes and d-type flip flops and tri-state buffers and all that and turns out they can all be replaced by the wires here.
Instruction fetcher is done. It uses the ring counter to fetch the opcode and operand into registers.
Here's a cool 8 bit register with increment + decrement inputs and carry + borrow outputs too! This allows you to make a 16 bit register pretty easily, which I might use 74LS193 counter ICs are pretty cool I guess.